Constant Index
$#! · 0-9 · A · B · C · D · E · F · G · H · I · J · K · L · M · N · O · P · Q · R · S · T · U · V · W · X · Y · Z
A
 ATA_ALTERNATESTATUS_BASE
 ATA_ISABASE_1
 ATA_ISABASE_2
 ATA_R_STATUS, ATAREGS
 ATA_RW_DATA, ATAREGS
 ATA_RW_DEVSEL, ATAREGS
 ATA_STATUS_BUSY, ATASTATUS
 ATA_STATUS_DF, ATASTATUS
 ATA_STATUS_DRDY, ATASTATUS
 ATA_STATUS_DRQ, ATASTATUS
 ATA_STATUS_ERR, ATASTATUS
 ATA_W_COMMAND, ATAREGS
B
 BGA_DATA_PORT
 BGA_INDEX_PORT
 BLOBS_CREATEWINDOW, BLOBSCALLS
 BLOBS_PRINTCHAR, BLOBSWINDOWCALLS
 BLOBS_SETCHAR, BLOBSWINDOWCALLS
 BLOBS_SETPIXEL, BLOBSWINDOWCALLS
 BUS_CNTL, Mach64_regs
C
 CLOCK_CNTL, Mach64_regs
 CLOCK_CNTL_ADDR, Mach64_regs
 CLOCK_CNTL_DATA, Mach64_regs
 CRTC_EN, Mach64_crtc_gen_cntl
 CRTC_EXT_DISP_EN, Mach64_crtc_gen_cntl
 CRTC_GEN_CNTL, Mach64_regs
 CRTC_H_SYNC_STRT_WID, Mach64_regs
 CRTC_H_TOTAL_DISP, Mach64_regs
 CRTC_OFF_PITCH, Mach64_regs
 CRTC_V_SYNC_STRT_WID, Mach64_regs
 CRTC_V_TOTAL_DISP, Mach64_regs
 CRTC_VLINE_CRNT_VLINE, Mach64_regs
D
 DAC_CNTL, Mach64_regs
 DAC_DATA, Mach64_regs
 DAC_MASK, Mach64_regs
 DAC_R_INDEX, Mach64_regs
 DAC_W_INDEX, Mach64_regs
 DEVMGRCOMMAND_BASE
 DEVMGRCOMMANDS_ADD, DEVMGRCOMMANDS
 DEVMGRCOMMANDS_CONNECTIVITY, DEVMGRCOMMANDS
 DEVMGRCOMMANDS_GETADDR, DEVMGRCOMMANDS
 DEVMGRCOMMANDS_GETLOCATION, DEVMGRCOMMANDS
 DEVMGRCOMMANDS_GETNAME, DEVMGRCOMMANDS
 DEVMGRCOMMANDS_SETADDR, DEVMGRCOMMANDS
 DEVMGRCOMMANDS_SETLOCATION, DEVMGRCOMMANDS
 DEVMGRCOMMANDS_SETNAME, DEVMGRCOMMANDS
 DSP_CONFIG, Mach64_regs
 DSP_ON_OFF, Mach64_regs
E
 EXT_MEM_CNTL, Mach64_regs
F
 fixme-VINSN_PLD16I, VINSNS
 fixme-VINSN_PLD8I, VINSNS
 font8x8_0000
 font8x8_0080
 font8x8_00A0
 font8x8_0390
 font8x8_2500
 font8x8_2580
G
 GEN_TEST_CNTL, Mach64_regs
 GFX_SETCHAR, GFXPRIMITIVES
 GFX_SETPIXEL, GFXPRIMITIVES
I
 INDEX_ID, bga_regs
 INTERFACE_BLOCK, DRIVERINTERFACES
 INTERFACE_GRAPHICS, DRIVERINTERFACES
 INTERFACE_SYSCOMMAND, DRIVERINTERFACES
K
 kernelbssstart
 kernelimagesize
M
 MEM_CNTL, Mach64_regs
O
 OVR_WID_LEFT_RIGHT, Mach64_regs
 OVR_WID_TOP_BOTTOM, Mach64_regs
P
 PCI_ENUMERATEDEV, PCICALLS
 PCI_GETBARBASE, PCICALLS
 PCI_GETBARTYPE, PCICALLS
 PCI_GETDEVICE, PCICALLS
 PCI_READBYTE, PCICALLS
 PCI_READDWORD, PCICALLS
 PCI_SETBARBASE, PCICALLS
 PCI_WRITEBYTE, PCICALLS
 PCI_WRITEDWORD, PCICALLS
R
 RAND_MAX
S
 sys_checkprivileges
 sys_kernelswitch
 sys_privilegeswitch
 SYSCOMMAND_QUERYINTERFACES
T
 The result is not available until after the next cycle, VINSNS. VINSN_LDB
U
 UDI_GFX_CLIENT_OPS_NUM
 UDI_GFX_PROP_CLIP, UDI_GFX_PROP
 UDI_GFX_PROP_CUSTOM, UDI_GFX_PROP
 UDI_GFX_PROP_ENABLE, UDI_GFX_PROP
 UDI_GFX_PROP_HEIGHT, UDI_GFX_PROP
 UDI_GFX_PROP_INPUT, UDI_GFX_PROP
 UDI_GFX_PROP_OPERATOR_COUNT, UDI_GFX_PROP
 UDI_GFX_PROP_STOCK_FORMAT, UDI_GFX_PROP
 UDI_GFX_PROP_TRANSLATEX, UDI_GFX_PROP
 UDI_GFX_PROP_TRANSLATEY, UDI_GFX_PROP
 UDI_GFX_PROP_UNIT_HEIGHT, UDI_GFX_PROP
 UDI_GFX_PROP_UNIT_WIDTH, UDI_GFX_PROP
 UDI_GFX_PROP_WIDTH, UDI_GFX_PROP
 UDI_GFX_PROVIDER_OPS_NUM
The offset of the alternate status register relative to the IO Base on legacy systems For instance ATA_ISABASE_1 + ATA_ALTERNATESTATUS_BASE = &H3F6
The base register offset for the primary IDE bus on legacy systems
The base register offset for the secondary IDE bus on legacy systems
Contains the status of the drive currently selected in ATA_RW_DEVSEL it holds a bitfield of status flags from ATASTATUS
The offset to the data port Data is sent to/from the drive through this port when in PIO mode, and DRQ is set in ATA_R_STATUS The port is 16 bits wide and should normally be accessed with REP INSW/OUTS
Contains drive selection as well as some operation features
The device is busy executing a command.
The device does not operate as expected.
The device is ready to accept commands
The device is waiting for the host to perform data transfer
The device has aborted the previous command
The offset to the command port.
The default offset for the 16-bit BGA data port
The default offset for the 16-bit BGA index port
this attempts to create a viewport
Call index for character streams
see: GFXPRIMITIVES.GFX_SETCHAR
see: GFXPRIMITIVES.GFX_SETPIXEL
32-bit register for configuring the internal and external buses
8-bit register for external clock control.
8-bit register for addressing a register of the integrated clock generator (undocumented)
8-bit register for accessing a register of the integrated clock generator (undocumented)
enables the CRTC when set, resets the CRTC when clear.
allows the programmer to switch between the VGA and native CRTC
32-bit register for general CRTC configuration.
32-bit register holding the hsync pulse settings
32-bit register holding the horizontal counter settings
32-bit register holding the screen offset and virtual width
32-bit register holding the vsync pulse settings
32-bit register holding the vertical counter settings
32-bit register holding the current vertical counter and reference counter.
32-bit register for general DAC configuration
8-bit register for reading/writing the contents of the DAC
8-bit register containing the mask to be applied to color indices prior to lookup in the DAC
8-bit register for selecting the DAC entry to read from.
8-bit register for selecting the DAC entry to write to.
Base message id for device management commands
Requests a new DeviceID to be registerd
Deprecated Requests the server to list the connected device IDs
Retrieves a device’s address
Retrieves a node’s location string
Retrieves a node’s name
Sets the message address for a device.
Names a device
Names a device
32-bit register for the DSP (undocumented)
32-bit register for the DSP (undocumented)
32-bit register for memory configuration
load the high 16 bits of a register with an immediate value
load the high 24 bits of a register with an immediate value
32-bit register for general engine and test settings.
Call index for drawing a character
Call index for setting a pixel
16-bit register containing the emulated interface version
Identifies the BLOCKCOMMANDS set
Identifies the GFXCOMMANDS set
The base message code for system administration commands.
the page-aligned location where the bss should start.
the size of the kernel image in bytes.
32-bit register for memory configuration
32-bit register holding the size of the horizontal overscan area
32-bit register holding the size of the vertical overscan area
Get the Vendor/Type for a certain device
Read one byte from PCI Configuration space
Read a 32-bit doubleword from PCI Configuration space
defines the maxinum number returned by rand
lookup table for required privileges
Jump table for the kernel functions
jump table for kernel calls
The message identifier for getting a link’s supported interfaces
Load a byte from RAM
the ops number used for the graphics application
the ops number used for the graphics application
The first property index of the driver’s custom range.
Any non-zero positive number.
Any valid engine ID, provided no dependency cycles are created, or -1
Any non-zero positive number
Zero, or any constant from UDI_GFX_STOCK_FORMAT
Any, signed value.
Any signed value.
Any non-zero positive value
Any non-zero positive value
Any non-zero positive number.
the ops number used for the graphics driver
the ops number used for the graphics driver