Constant Index
$#! · 0-9 · A · B · C · D · E · F · G · H · I · J · K · L · M · N · O · P · Q · R · S · T · U · V · W · X · Y · Z
V
 VERITE_CRTCCTL, VREGS
 VERITE_CRTCH, VREGS
 VERITE_CRTCV, VREGS
 VERITE_DAC_CR0, VREGS
 VERITE_DAC_CR1, VREGS
 VERITE_DAC_CR2, VREGS
 VERITE_DAC_PIXELMASK, VREGS
 VERITE_DOTCLOCK, VREGS
 VERITE_FRAMESTART, VREGS
 VERITE_GPUCTL, VREGS
 VERITE_GPUDATA, VREGS
 VERITE_GPUINDEX, VREGS
 VERITE_GPUSTAT, VREGS
 VERITE_MEMENDIAN, VREGS
 VERITE_MODE, VREGS
 VERITE_WIDTH, VREGS
 VINSN_ADD, VINSNS
 VINSN_ADDI, VINSNS
 VINSN_AND, VINSNS
 VINSN_ANDI, VINSNS
 VINSN_ANDN, VINSNS
 VINSN_ANDNI, VINSNS
 VINSN_JA, VINSNS
 VINSN_JMP, VINSNS
 VINSN_JMPR, VINSNS
 VINSN_JNA, VINSNS
 VINSN_JNS, VINSNS
 VINSN_JNZ, VINSNS
 VINSN_JS, VINSNS
 VINSN_JZ, VINSNS
 VINSN_LDH, VINSNS
 VINSN_LDHI, VINSNS
 VINSN_LDI, VINSNS
 VINSN_LDW, VINSNS
 VINSN_NOR, VINSNS
 VINSN_NORI, VINSNS
 VINSN_OR, VINSNS
 VINSN_ORI, VINSNS
 VINSN_RFIFO, VINSNS
 VINSN_RORI, VINSNS
 VINSN_RSUB, VINSNS
 VINSN_RSUBI, VINSNS
 VINSN_SARI, VINSNS
 VINSN_SHLI, VINSNS
 VINSN_SHRI, VINSNS
 VINSN_SUB, VINSNS
 VINSN_SUBI, VINSNS
 VINSN_XOR, VINSNS
 VINSN_XORI, VINSNS
CRTC Control register.
Horizontal timing register
Vertical timing register
RAMDAC configuration
RAMDAC configuration
RAMDAC configuration
RAMDAC configuration
Access to the V2x00 dot clock PLL
Frame offset
This register controls the state of the RISC processor It holds several bitflags:
This register contains the value of the GPU register selected by VERITE_GPUINDEX.
index register to the GPU external registers
This register contains the current status of the device Only present on V2x00
This register controls the byteswapping performed when writing to the linear framebuffer.
This register allows one to select between CRTC modes.
Virtual width?
add two registers and put the result in the target register
Add a register and a byte immediate
compute the binary and of two registers and put the result in the target register
Computes the inclusive or of a register and a byte immediate
compute the and-not of two registers and put the result in the target register
Computes the binary and-not of a register and a byte immediate
Jump conditional if register is above zero
Jump to an absolute address
Jump to address specified in register
Jump conditional if register is not above zero
Jump conditional if register is not negative
Jump conditional if register is non-zero
Jump conditional if register is negative
Jump conditional if register is zero
Load a 16-bit halfword from RAM.
Load a shifted 16-bit immediate into the selected register.
Load an 16-bit immediate into the selected register
Load a 32-bit word from RAM.
compute the binary nor two registers and put the result in the target register
Computes the binary nor of a register and a byte immediate
compute the binary inclusive or of two registers and put the result in the target register
Computes the inclusive or of a register and a byte immediate
Pops a slot from the FIFO, stall if the fifo is empty.
rotate register right by a constant number of positions.
subtract the first source register from the second source register and put the result in the target register
Subtract a register from a byte immediate
shift register right by a constant number of positions, sign extending in the process.
shift register right by a constant number of positions, sign extending in the process.
shift register right by a constant number of positions, adding zeros on the far end
subtract the second source from the first source register and put the result in the target register
Subtract a byte immediate from a register
compute the binary exclusive or of two registers and put the result in the target register
Computes the exclusive or of a register and a byte immediate